

FIG. 1

200A




FIG. 2A




FIG. 2B

2006




FIG. 20

FIG. 2D is a block diagram of a communication system 200D, which includes an antenna 130, an antenna interface circuitry 202, a receiver circuitry 204, a transmitter circuitry 206, a local oscillator circuitry 222, a reference generator circuitry 218, a receiver digital circuitry 212, and a baseband processor circuitry 120. The antenna 130 is connected to the antenna interface circuitry 202, which is connected to the receiver circuitry 204 and the transmitter circuitry 206. The receiver circuitry 204 is connected to the local oscillator circuitry 222 and the reference generator circuitry 218. The transmitter circuitry 206 is connected to the local oscillator circuitry 222 and the reference generator circuitry 218. The local oscillator circuitry 222 is connected to the receiver digital circuitry 212 and the baseband processor circuitry 120. The reference generator circuitry 218 is connected to the receiver digital circuitry 212 and the baseband processor circuitry 120. The receiver digital circuitry 212 is connected to the baseband processor circuitry 120. The baseband processor circuitry 120 is connected to the receiver digital circuitry 212.

200D




FIG. 2D

FIG. 3 is a block diagram of a communication system 300. The system 300 includes a Reference Generator Circuitry 218, a Receiver Analog Circuitry 208, a Local Oscillator Circuitry 222, a Receiver Digital Circuitry 212, and a Transmitter Circuitry 216. The Reference Generator Circuitry 218 provides a reference signal to the Receiver Analog Circuitry 208 and the Transmitter Circuitry 216. The Receiver Analog Circuitry 208 receives a signal from an external source (indicated by a lightning bolt) and provides a signal to the Receiver Digital Circuitry 212. The Local Oscillator Circuitry 222 provides a local oscillator signal to the Receiver Analog Circuitry 208 and the Transmitter Circuitry 216. The Receiver Digital Circuitry 212 provides a signal to the Transmitter Circuitry 216. The system 300 also includes several interference paths: 310 (from external source to Receiver Analog Circuitry 208), 320 (from Receiver Digital Circuitry 212 to Local Oscillator Circuitry 222), 330 (from Local Oscillator Circuitry 222 to Transmitter Circuitry 216), 340 (from Reference Generator Circuitry 218 to Transmitter Circuitry 216), 350 (from Reference Generator Circuitry 218 to Local Oscillator Circuitry 222), 360 (from Reference Generator Circuitry 218 to Receiver Analog Circuitry 208), and 370 (from Local Oscillator Circuitry 222 to Receiver Analog Circuitry 208).




FIG. 3

400




FIG. 4

500




FIG. 5






FIG. 6




FIG. 7




FIG. 9A




FIG. 9A

900B




FIG. 9B

1000




FIG. 10



1100B




FIG. 11B



FIG. 12 is a schematic diagram of a circuit for generating a clock signal. The circuit includes a clock signal input, a series of transistors (1203, 1209, 1227, 1248), resistors (1206, 1212, 1221, 1236, 1239, 1242, 1251), capacitors (1205, 1224, 1245), and a current source (1206). The output of the circuit is a clock signal (CKP) and a clock signal (CKN).




FIG. 12

[illegible]

FIG. 13A




FIG. 13B

1400




FIG. 14

1500




FIG. 15




FIG. 16




FIG. 17

FIG. 18 is a schematic diagram of a circuit 1800, which includes a differential amplifier 1805, a feedback network 1800, and a control circuit 1800.

1800




FIG. 18




FIG. 19







FIG. 20

FIG. 21



2100